Abstract
Introduction
Test generation for sequential circuits is a wellknown hard problem, and is considerably difficult compared to that for combinational circuits [l] . The search space of test generation for a sequential circuit depends on the state space of the sequential circuit and hence on the number of FFs of the circuit. If the number of FFs can be reduced, the sequential test generation time will be reduced. In order to reduce the number of FFs in a sequential circuit tentatively during test generation for the sequential circuit, we shall propose circuit pseudo-transformat i o n ( C P T for short). C P T changes a circuit under consideration into a different circuit whose test generation is easier than the original one, where the circuit is not changed physically but is just transformed tentatively only during test generation. A test generation method for sequential circuits based on C P T consists of the following three steps: given a circuit, transform the circuit by CPT, generate a test sequence for the transformed circuit, and make a test sequence for the original circuit from the test sequence obtained for the transformed circuit. The software transformation, presented by Balakrishnan and Chakradhar [2] , is a C P T based on retiming technique [3] . Though the software transformation can reduce the number of FFs, transformed circuits are not sufficiently easy to generate test sequences.
The test generation problem for a sequential circuit capable of generating tests with combinational test generation complexity can be reduced to that for the combinational circuit formed by replacing each FF in the sequential circuit by a wire. Balanced structures [4] and internally balanced structures [5] are known as sequential circuits capable of generating tests with combinational test generation complexity. In this paper, we shall present a test generation method using a C P T called combinational circuit pseudo-transformation(CCPT for short). CCPT consists of two steps: find a balanced subcircuit in a given circuit, and replace each FF in the subcircuit by a wire. The test generation method using this CCPT has the following three steps: given a sequential circuit, transform the circuit by CCPT, generate a test sequence for the transformed circuit, and make the sequence for the original circuit from the generated sequence. Since the number of FFs in the transformed circuit is smaller than that in the original circuit, it will be expected to reduce the test generation time and to increase the fault coverage by this transformation. Although the test generation method requires a circuit (physical) modification, which adds a hold mode to some FFs, the hardware overhead is negligible and the performance degradation dose not occur. This paper is organized as follows: Section 2.1 proposes the definition of CCPT. K-clock hold transformation, IC-clock hold sequence transformation and ICclock hold testing are proposed in Section 2.2, 2.3 and 2.4, respectively, to use the test sequence of the transformed circuit by CCPT as a test sequence of the original circuit. Section 3 presents testability preservation of both CCPT and that of IC-clock hold transformation, and describes the reducibilities of test generation problems. Section 4 presents a test generation method based on CCPT and estimates the effectiveness of the method by experiment with ISCAS'89 benchmark circuits. The experimental results show that the proposed method can reduce test generation time for most circuits and can increase the fault coverage for several circuits.
Circuit Pseudo-Transformations
If a transformation modifies both the hardware design of a circuit and the circuit model for test generation, the transformation is said to be circuit transf o r m a t i o n ( C T ) . On the other hand, a transformation which only modifies the circuit model for test generation is called circuit pseudo-transformation and defined as follows. 
2.1
Combinational Circuit Pseudo-TransLet S be a sequential circuit(see Figure l(a) ). Let Q be the set of all FFs in S and let Q E be a subset of C). An FF in Q E is said t o be an external FF and an FF in Q I = Q -Q E is said to be an internal FF.
Then, we can define a kernel circuit as follows. Definition 2 A subcircuit S K , which is formed by replacing each external FFs in S by primary input/output, in S is said to be a kernel circuit of S (see Figure l(b) ). The inputs to the kernel circuit from external FFs is said to be pseudo-inputs. Similarly, the outputs from the kernel circuit to external FFs is said to be pseudo-outputs. The inputs of the kernel circuit are primary inputs of S and pseudo-inputs from external FFs. Similarly, the outputs of the kernel circuit are primary outputs of S and pseudo-outputs to external FFs.
0
The process to determine external FFs and a kernel circuit for a circuit is called partitioning. If a sequential circuit has no feedback loops, the circuit is said to be an acyclic structure. In the rest of this paper, we assume that the kernel circuit is an acyclic structure. Suppose a path P from an input to an output of at circuit. The number of FFs in P is said to be the sequential depth of P. The 
&Clock Hold Transformation
We suppose that a sequential circuit is synchronized by a single system clock, called a normal clock (see Figure 2 (a)). An FF to which the normal clock is supplied is said to be a normal FF (see Figure 2 Note that the d-clock hold transformation requires a hardware design modification. The hardware design modification will be described in Section 2.4. 1 , 2 , . . . ,n) be the ith vector in t , where n is the length o f t . Then, we can define a IC-clock hold sequence as follows.
/+Clock

Definition 7
For any integer i , j and m such that 
&Clock Hold Testing
Let S be a sequential circuit see Figure l Figure 3) . [7 pose that a sequential circuit B is partitioned into a
Here, we assume that when a circuit is given the test application method for the circuit is also given. Let C be a circuit and let T be a CT either or a CPT.
Let C' be a circuit obtained from S by T . Let F and F' be the sets of all faults in C and C', respectively.
Let f be a fault in C and let C f be the faulty circuit of C caused by f . When an input sequence t of C is applied to C and C f , if-the response of C is different from that of C f , t is said to be a test sequence for f and f is said to be testable by t. 
Definition 12
Let S be a sequential circuit which is an acyclic structure. With regard to S, for any pair of a primary input and a primary output, if all the paths from the primary input to the primary output are of equal sequential depth, S is said t o be a balanced If a sequential circuit is a balanced structure, the test generation problem for the circuit is reduced to the combinational circuit which is replaced each FF in the sequential circuit by a wire. We consider an application of this approach t o general sequential circuits.
Section 4 presents a test generation method based on
CCPT.
Given a sequential circuit S, a test sequence t obtained by the test generation method based on CCPT is an input sequence for the circuit S H which is transformed from the given circuit S by transformation H . Therefore, the obtained sequence t can be used as a test sequence for the circuit S H . In order to clarify the reducibility between the test generation problem for a general circuit and that for the circuit transformed by H , we consider the reducibility between the test generation problem for a given circuit and that for each circuit transformed by each of transformations H T ancl T . The following theorems show the reducibility for these transformations in two cases: when a circuit whose kernel circuit is a balanced structure and when that is an acyclic structure.
Theorem 1 Let S be a sequential circuit. If kernel circuit S K in S is a sequential circuit which i s a balanced structure, the test generation problem of S H , which i s obtained f r o m S by transformation H , i s reduced to the test generation problem of S T , which is obtained from S by the transformation T .
Prloof : We show that transformation H T satisfies the two conditions ( i ) and (ii) of Definition 11. 1 1 -( i ) ) In order to show that the transformation H T is a testability preserving transformation, we show that the three conditions ( i ) , (ii) and (iii) of Definition 10 are satisfied. (Definition 1 0 -( i ) ) From Lemma 1, it is obvious that there exists a one-to-one mapping from faults in S H t o those in S T . (Definition 1 0 -( i i ) 
(Definition
( f H ) .
Hence the theorem is proved.
which is obtained f r o m S by transformation H , i s n o t always reduced to the test generation problem of S T , which is obtained f r o m S by transformation T .
Theorem 3 If SK is a sequential circuit which i s a balanced structure, the test generation problem of S is n o t always reduced to the test generation problem of S T .
The proof of Theorem 2 and 3 are omitted here due to limitations of space. For further details, refer t o [6] .
Corollary 1 If SK is a sequential circuit which is a n acyclic structure, the test generation problem of S is not always reduced to the test generation problem of S T .
Test Generation Method
In this section, we propose a test generation method using CCPT. We assume that a circuit structure of a kernel circuit is a balanced structure. The reason of this assumption is that if a kernel circuit is a balanced structure, the test generation problem of S H can be reduced to the test generation problem of ST (from Theorcm 1). However, even if thc kernel circuit is a balanced structure, the test generation problem of S can not always be reduced to the test generation problem of ST (from Theorem 3). That is, the set of faults detected in ST with a test sequence obtained by test generation for S ' differ from that in S by a test sequence obtained by test generation for S . We evaluate the difference between faults detected in S and those in ST by experiments in Section 4.2.
Processes of Test Generation and Application
Let S be a given sequential circuit and let SIC be a balanced kernel circuit of S . Let Q E be a set of external FFs and let &I be a set of internal FFs. 
Experimental Results
In order to estimate the effectivencss of the proposed test generation method, we implemented it and experimented on test generation with ISCAS'89 benchmark circuits. In our experimentation, we used the FASTEST test generation algorithm [7] on the S-4/20 model 712 (Fujitsu) workstation. A procedure of CCPT was implemented in a C language program. The program consists of the following three steps: finding a subcircuit which is an acyclic structure in a original benchmark circuit S as to find a MFVS (Minimum Feedback Vertex Set) [S] in S , finding a subcircuit which is a balanced structure in the acyclic subcircuit as a kernel circuit, and transforming S into S H by replacing each internal FF of S with a wire. The second step of finding a balanced subcircuit is described in [4] . In our experiments, the second step of the program finds more simply a balanced subcircuit. Table 1 shows circuit characteristics of ISCAS'89 benchmark circuits. The first column denoted by "circuit" shows circuit names. The second column denoted by "original" shows the numbers of gates, primary inputs and outputs and FFs of circuits before transformation. The third column denoted by "CCPT" shows the numbers of internal FFs and external FFs, sequential depths of kernel circuits (denoted by d) and CPU time (in seconds) required to CCPT. Note that the internal FFs are replaced with wires by CCPT. Table 2 shows the experimental results of the FASTEST. Column #fault shows the number of faults. Column S shows the results of test generation for S and column ST shows the results of test generation for S T . For both cases, the fault coverage of generated test sequences is shown in column %f.cov.. Column cpu(sec) shows CPU time (in seconds) required t o generate the test sequence. Column #vec. in column S shows the number of vectors (or length) of the generated test sequence and column #vec. in column ST shows the number of vectors of the d-clock hold sequence which is transformed from the test sequence generated for ST by the d-clock hold sequence transformation, i.e., [the number of vectors of generated test sequence for S T ] x [d+ 11. From this experiment, with regard to the fault coverage and the test generation time, the result of ST is better than the result of S for five circuits s382, s400, ,5444, s713 and s1423. The test generation time of ST is less than circuit C that of S for four circuits ~1 1 9 6 , ~1 2 3 8 , s9234.1 and ~923~4. In this case, the difference between the fault coverage of S and that of ST is not observed. The test generation time of ST is less than of S at two circuita ~13207.1 and ~13207. Their fault coverages are degraded a little. For the other circuits, the difference between the fault coverage of S and that of ST is small.
Next, we estimate the difference between the set of faults detected in S and that in S T . The last column denoted by "differen~e'~ in Table 2 Therefore their fault coverage are equal.
lis seen in the above observation, the proposed met,hod increases the number of test vectors. However, in return for this disadvantage, the proposed method can reduce test generation time for most circuits and can increase fault coverage for several circuits. 
Conclusions
In this paper, we have proposed a test generation method based on combinational circuit pseudotransformation and have presented k-clock hold testing which is a test application method using a test sequence generated by the proposed method. We have considered test generation problems of an original circuit and its transformed circuits by combinational circuit pseudo-transformation and d-clock hold transformation, and also clarified the reducibility of those test generation problems. Furthermore, we estimated the effectiveness of the proposed method by experiments using benchmark circuits. The proposed method could reduce test generation time for most circuits and could increase fault coverage for several circuits.
